Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   1) // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   3)  * Copyright (c) 2018, Mellanox Technologies inc.  All rights reserved.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   4)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   5) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   6) #include <linux/dim.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   7) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   8) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   9)  * Net DIM profiles:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  10)  *        There are different set of profiles for each CQ period mode.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  11)  *        There are different set of profiles for RX/TX CQs.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  12)  *        Each profile size must be of NET_DIM_PARAMS_NUM_PROFILES
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  13)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  14) #define NET_DIM_PARAMS_NUM_PROFILES 5
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  15) #define NET_DIM_DEFAULT_RX_CQ_MODERATION_PKTS_FROM_EQE 256
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  16) #define NET_DIM_DEFAULT_TX_CQ_MODERATION_PKTS_FROM_EQE 128
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  17) #define NET_DIM_DEF_PROFILE_CQE 1
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  18) #define NET_DIM_DEF_PROFILE_EQE 1
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  19) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  20) #define NET_DIM_RX_EQE_PROFILES { \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  21) 	{1,   NET_DIM_DEFAULT_RX_CQ_MODERATION_PKTS_FROM_EQE}, \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  22) 	{8,   NET_DIM_DEFAULT_RX_CQ_MODERATION_PKTS_FROM_EQE}, \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  23) 	{64,  NET_DIM_DEFAULT_RX_CQ_MODERATION_PKTS_FROM_EQE}, \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  24) 	{128, NET_DIM_DEFAULT_RX_CQ_MODERATION_PKTS_FROM_EQE}, \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  25) 	{256, NET_DIM_DEFAULT_RX_CQ_MODERATION_PKTS_FROM_EQE}, \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  26) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  27) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  28) #define NET_DIM_RX_CQE_PROFILES { \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  29) 	{2,  256},             \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  30) 	{8,  128},             \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  31) 	{16, 64},              \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  32) 	{32, 64},              \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  33) 	{64, 64}               \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  34) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  35) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  36) #define NET_DIM_TX_EQE_PROFILES { \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  37) 	{1,   NET_DIM_DEFAULT_TX_CQ_MODERATION_PKTS_FROM_EQE},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  38) 	{8,   NET_DIM_DEFAULT_TX_CQ_MODERATION_PKTS_FROM_EQE},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  39) 	{32,  NET_DIM_DEFAULT_TX_CQ_MODERATION_PKTS_FROM_EQE},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  40) 	{64,  NET_DIM_DEFAULT_TX_CQ_MODERATION_PKTS_FROM_EQE},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  41) 	{128, NET_DIM_DEFAULT_TX_CQ_MODERATION_PKTS_FROM_EQE}   \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  42) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  43) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  44) #define NET_DIM_TX_CQE_PROFILES { \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  45) 	{5,  128},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  46) 	{8,  64},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  47) 	{16, 32},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  48) 	{32, 32},  \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  49) 	{64, 32}   \
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  50) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  51) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  52) static const struct dim_cq_moder
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  53) rx_profile[DIM_CQ_PERIOD_NUM_MODES][NET_DIM_PARAMS_NUM_PROFILES] = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  54) 	NET_DIM_RX_EQE_PROFILES,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  55) 	NET_DIM_RX_CQE_PROFILES,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  56) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  57) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  58) static const struct dim_cq_moder
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  59) tx_profile[DIM_CQ_PERIOD_NUM_MODES][NET_DIM_PARAMS_NUM_PROFILES] = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  60) 	NET_DIM_TX_EQE_PROFILES,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  61) 	NET_DIM_TX_CQE_PROFILES,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  62) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  63) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  64) struct dim_cq_moder
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  65) net_dim_get_rx_moderation(u8 cq_period_mode, int ix)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  66) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  67) 	struct dim_cq_moder cq_moder = rx_profile[cq_period_mode][ix];
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  68) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  69) 	cq_moder.cq_period_mode = cq_period_mode;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  70) 	return cq_moder;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  71) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  72) EXPORT_SYMBOL(net_dim_get_rx_moderation);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  73) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  74) struct dim_cq_moder
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  75) net_dim_get_def_rx_moderation(u8 cq_period_mode)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  76) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  77) 	u8 profile_ix = cq_period_mode == DIM_CQ_PERIOD_MODE_START_FROM_CQE ?
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  78) 			NET_DIM_DEF_PROFILE_CQE : NET_DIM_DEF_PROFILE_EQE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  79) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  80) 	return net_dim_get_rx_moderation(cq_period_mode, profile_ix);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  81) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  82) EXPORT_SYMBOL(net_dim_get_def_rx_moderation);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  83) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  84) struct dim_cq_moder
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  85) net_dim_get_tx_moderation(u8 cq_period_mode, int ix)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  86) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  87) 	struct dim_cq_moder cq_moder = tx_profile[cq_period_mode][ix];
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  88) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  89) 	cq_moder.cq_period_mode = cq_period_mode;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  90) 	return cq_moder;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  91) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  92) EXPORT_SYMBOL(net_dim_get_tx_moderation);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  93) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  94) struct dim_cq_moder
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  95) net_dim_get_def_tx_moderation(u8 cq_period_mode)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  96) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  97) 	u8 profile_ix = cq_period_mode == DIM_CQ_PERIOD_MODE_START_FROM_CQE ?
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  98) 			NET_DIM_DEF_PROFILE_CQE : NET_DIM_DEF_PROFILE_EQE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  99) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 100) 	return net_dim_get_tx_moderation(cq_period_mode, profile_ix);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 101) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 102) EXPORT_SYMBOL(net_dim_get_def_tx_moderation);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 103) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 104) static int net_dim_step(struct dim *dim)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 105) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 106) 	if (dim->tired == (NET_DIM_PARAMS_NUM_PROFILES * 2))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 107) 		return DIM_TOO_TIRED;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 108) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 109) 	switch (dim->tune_state) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 110) 	case DIM_PARKING_ON_TOP:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 111) 	case DIM_PARKING_TIRED:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 112) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 113) 	case DIM_GOING_RIGHT:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 114) 		if (dim->profile_ix == (NET_DIM_PARAMS_NUM_PROFILES - 1))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 115) 			return DIM_ON_EDGE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 116) 		dim->profile_ix++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 117) 		dim->steps_right++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 118) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 119) 	case DIM_GOING_LEFT:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 120) 		if (dim->profile_ix == 0)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 121) 			return DIM_ON_EDGE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 122) 		dim->profile_ix--;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 123) 		dim->steps_left++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 124) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 125) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 126) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 127) 	dim->tired++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 128) 	return DIM_STEPPED;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 129) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 130) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 131) static void net_dim_exit_parking(struct dim *dim)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 132) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 133) 	dim->tune_state = dim->profile_ix ? DIM_GOING_LEFT : DIM_GOING_RIGHT;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 134) 	net_dim_step(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 135) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 136) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 137) static int net_dim_stats_compare(struct dim_stats *curr,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 138) 				 struct dim_stats *prev)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 139) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 140) 	if (!prev->bpms)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 141) 		return curr->bpms ? DIM_STATS_BETTER : DIM_STATS_SAME;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 142) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 143) 	if (IS_SIGNIFICANT_DIFF(curr->bpms, prev->bpms))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 144) 		return (curr->bpms > prev->bpms) ? DIM_STATS_BETTER :
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 145) 						   DIM_STATS_WORSE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 146) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 147) 	if (!prev->ppms)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 148) 		return curr->ppms ? DIM_STATS_BETTER :
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 149) 				    DIM_STATS_SAME;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 150) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 151) 	if (IS_SIGNIFICANT_DIFF(curr->ppms, prev->ppms))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 152) 		return (curr->ppms > prev->ppms) ? DIM_STATS_BETTER :
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 153) 						   DIM_STATS_WORSE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 154) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 155) 	if (!prev->epms)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 156) 		return DIM_STATS_SAME;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 157) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 158) 	if (IS_SIGNIFICANT_DIFF(curr->epms, prev->epms))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 159) 		return (curr->epms < prev->epms) ? DIM_STATS_BETTER :
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 160) 						   DIM_STATS_WORSE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 161) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 162) 	return DIM_STATS_SAME;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 163) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 164) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 165) static bool net_dim_decision(struct dim_stats *curr_stats, struct dim *dim)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 166) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 167) 	int prev_state = dim->tune_state;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 168) 	int prev_ix = dim->profile_ix;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 169) 	int stats_res;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 170) 	int step_res;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 171) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 172) 	switch (dim->tune_state) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 173) 	case DIM_PARKING_ON_TOP:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 174) 		stats_res = net_dim_stats_compare(curr_stats,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 175) 						  &dim->prev_stats);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 176) 		if (stats_res != DIM_STATS_SAME)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 177) 			net_dim_exit_parking(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 178) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 179) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 180) 	case DIM_PARKING_TIRED:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 181) 		dim->tired--;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 182) 		if (!dim->tired)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 183) 			net_dim_exit_parking(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 184) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 185) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 186) 	case DIM_GOING_RIGHT:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 187) 	case DIM_GOING_LEFT:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 188) 		stats_res = net_dim_stats_compare(curr_stats,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 189) 						  &dim->prev_stats);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 190) 		if (stats_res != DIM_STATS_BETTER)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 191) 			dim_turn(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 192) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 193) 		if (dim_on_top(dim)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 194) 			dim_park_on_top(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 195) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 196) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 197) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 198) 		step_res = net_dim_step(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 199) 		switch (step_res) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 200) 		case DIM_ON_EDGE:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 201) 			dim_park_on_top(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 202) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 203) 		case DIM_TOO_TIRED:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 204) 			dim_park_tired(dim);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 205) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 206) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 207) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 208) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 209) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 210) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 211) 	if (prev_state != DIM_PARKING_ON_TOP ||
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 212) 	    dim->tune_state != DIM_PARKING_ON_TOP)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 213) 		dim->prev_stats = *curr_stats;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 214) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 215) 	return dim->profile_ix != prev_ix;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 216) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 217) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 218) void net_dim(struct dim *dim, struct dim_sample end_sample)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 219) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 220) 	struct dim_stats curr_stats;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 221) 	u16 nevents;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 222) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 223) 	switch (dim->state) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 224) 	case DIM_MEASURE_IN_PROGRESS:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 225) 		nevents = BIT_GAP(BITS_PER_TYPE(u16),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 226) 				  end_sample.event_ctr,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 227) 				  dim->start_sample.event_ctr);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 228) 		if (nevents < DIM_NEVENTS)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 229) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 230) 		dim_calc_stats(&dim->start_sample, &end_sample, &curr_stats);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 231) 		if (net_dim_decision(&curr_stats, dim)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 232) 			dim->state = DIM_APPLY_NEW_PROFILE;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 233) 			schedule_work(&dim->work);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 234) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 235) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 236) 		/* fall through */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 237) 	case DIM_START_MEASURE:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 238) 		dim_update_sample(end_sample.event_ctr, end_sample.pkt_ctr,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 239) 				  end_sample.byte_ctr, &dim->start_sample);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 240) 		dim->state = DIM_MEASURE_IN_PROGRESS;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 241) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 242) 	case DIM_APPLY_NEW_PROFILE:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 243) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 244) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 245) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 246) EXPORT_SYMBOL(net_dim);