Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  1) /* SPDX-License-Identifier: GPL-2.0-only */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  3)  * Copyright (c) 2015-2016, NVIDIA CORPORATION.  All rights reserved.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  4)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  5) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  6) #ifndef _DT_BINDINGS_POWER_TEGRA186_POWERGATE_H
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  7) #define _DT_BINDINGS_POWER_TEGRA186_POWERGATE_H
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  8) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  9) #define TEGRA186_POWER_DOMAIN_AUD	0
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 10) #define TEGRA186_POWER_DOMAIN_DFD	1
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 11) #define TEGRA186_POWER_DOMAIN_DISP	2
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 12) #define TEGRA186_POWER_DOMAIN_DISPB	3
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 13) #define TEGRA186_POWER_DOMAIN_DISPC	4
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 14) #define TEGRA186_POWER_DOMAIN_ISPA	5
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 15) #define TEGRA186_POWER_DOMAIN_NVDEC	6
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 16) #define TEGRA186_POWER_DOMAIN_NVJPG	7
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 17) #define TEGRA186_POWER_DOMAIN_MPE	8
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 18) #define TEGRA186_POWER_DOMAIN_PCX	9
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 19) #define TEGRA186_POWER_DOMAIN_SAX	10
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 20) #define TEGRA186_POWER_DOMAIN_VE	11
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 21) #define TEGRA186_POWER_DOMAIN_VIC	12
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 22) #define TEGRA186_POWER_DOMAIN_XUSBA	13
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 23) #define TEGRA186_POWER_DOMAIN_XUSBB	14
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 24) #define TEGRA186_POWER_DOMAIN_XUSBC	15
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 25) #define TEGRA186_POWER_DOMAIN_GPU	43
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 26) #define TEGRA186_POWER_DOMAIN_MAX	44
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 27) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 28) #endif