Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   1) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   2)  * Copyright (c) 2016 Icenowy Zheng <icenowy@aosc.xyz>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   3)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   4)  * Based on sun8i-h3-ccu.h, which is:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   5)  * Copyright (C) 2016 Maxime Ripard <maxime.ripard@free-electrons.com>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   6)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   7)  * This file is dual-licensed: you can use it either under the terms
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   8)  * of the GPL or the X11 license, at your option. Note that this dual
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   9)  * licensing only applies to this file, and not this project as a
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  10)  * whole.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  11)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  12)  *  a) This file is free software; you can redistribute it and/or
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  13)  *     modify it under the terms of the GNU General Public License as
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  14)  *     published by the Free Software Foundation; either version 2 of the
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  15)  *     License, or (at your option) any later version.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  16)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  17)  *     This file is distributed in the hope that it will be useful,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  18)  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  19)  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  20)  *     GNU General Public License for more details.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  21)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  22)  * Or, alternatively,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  23)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  24)  *  b) Permission is hereby granted, free of charge, to any person
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  25)  *     obtaining a copy of this software and associated documentation
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  26)  *     files (the "Software"), to deal in the Software without
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  27)  *     restriction, including without limitation the rights to use,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  28)  *     copy, modify, merge, publish, distribute, sublicense, and/or
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  29)  *     sell copies of the Software, and to permit persons to whom the
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  30)  *     Software is furnished to do so, subject to the following
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  31)  *     conditions:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  32)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  33)  *     The above copyright notice and this permission notice shall be
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  34)  *     included in all copies or substantial portions of the Software.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  35)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  36)  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  37)  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  38)  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  39)  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  40)  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  41)  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  42)  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  43)  *     OTHER DEALINGS IN THE SOFTWARE.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  44)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  45) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  46) #ifndef _DT_BINDINGS_CLK_SUN8I_V3S_H_
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  47) #define _DT_BINDINGS_CLK_SUN8I_V3S_H_
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  48) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  49) #define CLK_CPU			14
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  50) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  51) #define CLK_BUS_CE		20
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  52) #define CLK_BUS_DMA		21
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  53) #define CLK_BUS_MMC0		22
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  54) #define CLK_BUS_MMC1		23
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  55) #define CLK_BUS_MMC2		24
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  56) #define CLK_BUS_DRAM		25
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  57) #define CLK_BUS_EMAC		26
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  58) #define CLK_BUS_HSTIMER		27
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  59) #define CLK_BUS_SPI0		28
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  60) #define CLK_BUS_OTG		29
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  61) #define CLK_BUS_EHCI0		30
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  62) #define CLK_BUS_OHCI0		31
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  63) #define CLK_BUS_VE		32
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  64) #define CLK_BUS_TCON0		33
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  65) #define CLK_BUS_CSI		34
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  66) #define CLK_BUS_DE		35
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  67) #define CLK_BUS_CODEC		36
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  68) #define CLK_BUS_PIO		37
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  69) #define CLK_BUS_I2C0		38
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  70) #define CLK_BUS_I2C1		39
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  71) #define CLK_BUS_UART0		40
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  72) #define CLK_BUS_UART1		41
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  73) #define CLK_BUS_UART2		42
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  74) #define CLK_BUS_EPHY		43
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  75) #define CLK_BUS_DBG		44
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  76) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  77) #define CLK_MMC0		45
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  78) #define CLK_MMC0_SAMPLE		46
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  79) #define CLK_MMC0_OUTPUT		47
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  80) #define CLK_MMC1		48
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  81) #define CLK_MMC1_SAMPLE		49
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  82) #define CLK_MMC1_OUTPUT		50
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  83) #define CLK_MMC2		51
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  84) #define CLK_MMC2_SAMPLE		52
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  85) #define CLK_MMC2_OUTPUT		53
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  86) #define CLK_CE			54
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  87) #define CLK_SPI0		55
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  88) #define CLK_USB_PHY0		56
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  89) #define CLK_USB_OHCI0		57
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  90) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  91) #define CLK_DRAM_VE		59
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  92) #define CLK_DRAM_CSI		60
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  93) #define CLK_DRAM_EHCI		61
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  94) #define CLK_DRAM_OHCI		62
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  95) #define CLK_DE			63
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  96) #define CLK_TCON0		64
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  97) #define CLK_CSI_MISC		65
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  98) #define CLK_CSI0_MCLK		66
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  99) #define CLK_CSI1_SCLK		67
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 100) #define CLK_CSI1_MCLK		68
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 101) #define CLK_VE			69
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 102) #define CLK_AC_DIG		70
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 103) #define CLK_AVS			71
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 104) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 105) #define CLK_MIPI_CSI		73
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 106) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 107) /* Clocks not available on V3s */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 108) #define CLK_BUS_I2S0		75
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 109) #define CLK_I2S0		76
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 110) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 111) #endif /* _DT_BINDINGS_CLK_SUN8I_V3S_H_ */