Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   1) // SPDX-License-Identifier: GPL-2.0
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   3)  * drivers/pcmcia/sa1100_jornada720.c
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   4)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   5)  * Jornada720 PCMCIA specific routines
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   6)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   7)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   8) #include <linux/module.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   9) #include <linux/device.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  10) #include <linux/errno.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  11) #include <linux/gpio/consumer.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  12) #include <linux/init.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  13) #include <linux/io.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  14) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  15) #include <mach/hardware.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  16) #include <asm/mach-types.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  17) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  18) #include "sa1111_generic.h"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  19) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  20) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  21)  * Socket 0 power: GPIO A0
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  22)  * Socket 0 3V: GPIO A2
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  23)  * Socket 1 power: GPIO A1 & GPIO A3
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  24)  * Socket 1 3V: GPIO A3
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  25)  * Does Socket 1 3V actually do anything?
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  26)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  27) enum {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  28) 	J720_GPIO_PWR,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  29) 	J720_GPIO_3V,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  30) 	J720_GPIO_MAX,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  31) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  32) struct jornada720_data {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  33) 	struct gpio_desc *gpio[J720_GPIO_MAX];
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  34) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  35) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  36) static int jornada720_pcmcia_hw_init(struct soc_pcmcia_socket *skt)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  37) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  38) 	struct device *dev = skt->socket.dev.parent;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  39) 	struct jornada720_data *j;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  40) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  41) 	j = devm_kzalloc(dev, sizeof(*j), GFP_KERNEL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  42) 	if (!j)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  43) 		return -ENOMEM;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  44) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  45) 	j->gpio[J720_GPIO_PWR] = devm_gpiod_get(dev, skt->nr ? "s1-power" :
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  46) 						"s0-power", GPIOD_OUT_LOW);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  47) 	if (IS_ERR(j->gpio[J720_GPIO_PWR]))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  48) 		return PTR_ERR(j->gpio[J720_GPIO_PWR]);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  49) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  50) 	j->gpio[J720_GPIO_3V] = devm_gpiod_get(dev, skt->nr ? "s1-3v" :
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  51) 					       "s0-3v", GPIOD_OUT_LOW);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  52) 	if (IS_ERR(j->gpio[J720_GPIO_3V]))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  53) 		return PTR_ERR(j->gpio[J720_GPIO_3V]);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  54) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  55) 	skt->driver_data = j;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  56) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  57) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  58) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  59) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  60) static int
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  61) jornada720_pcmcia_configure_socket(struct soc_pcmcia_socket *skt, const socket_state_t *state)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  62) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  63) 	struct jornada720_data *j = skt->driver_data;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  64) 	DECLARE_BITMAP(values, J720_GPIO_MAX) = { 0, };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  65) 	int ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  66) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  67) 	printk(KERN_INFO "%s(): config socket %d vcc %d vpp %d\n", __func__,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  68) 		skt->nr, state->Vcc, state->Vpp);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  69) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  70) 	switch (skt->nr) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  71) 	case 0:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  72) 		switch (state->Vcc) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  73) 		default:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  74) 		case  0:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  75) 			__assign_bit(J720_GPIO_PWR, values, 0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  76) 			__assign_bit(J720_GPIO_3V, values, 0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  77) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  78) 		case 33:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  79) 			__assign_bit(J720_GPIO_PWR, values, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  80) 			__assign_bit(J720_GPIO_3V, values, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  81) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  82) 		case 50:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  83) 			__assign_bit(J720_GPIO_PWR, values, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  84) 			__assign_bit(J720_GPIO_3V, values, 0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  85) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  86) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  87) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  88) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  89) 	case 1:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  90) 		switch (state->Vcc) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  91) 		default:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  92) 		case 0:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  93) 			__assign_bit(J720_GPIO_PWR, values, 0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  94) 			__assign_bit(J720_GPIO_3V, values, 0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  95) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  96) 		case 33:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  97) 		case 50:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  98) 			__assign_bit(J720_GPIO_PWR, values, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  99) 			__assign_bit(J720_GPIO_3V, values, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 100) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 101) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 102) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 103) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 104) 	default:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 105) 		return -1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 106) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 107) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 108) 	if (state->Vpp != state->Vcc && state->Vpp != 0) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 109) 		printk(KERN_ERR "%s(): slot cannot support VPP %u\n",
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 110) 			__func__, state->Vpp);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 111) 		return -EPERM;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 112) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 113) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 114) 	ret = sa1111_pcmcia_configure_socket(skt, state);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 115) 	if (ret == 0)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 116) 		ret = gpiod_set_array_value_cansleep(J720_GPIO_MAX, j->gpio,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 117) 						     NULL, values);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 118) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 119) 	return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 120) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 121) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 122) static struct pcmcia_low_level jornada720_pcmcia_ops = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 123) 	.owner			= THIS_MODULE,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 124) 	.hw_init		= jornada720_pcmcia_hw_init,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 125) 	.configure_socket	= jornada720_pcmcia_configure_socket,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 126) 	.first			= 0,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 127) 	.nr			= 2,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 128) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 129) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 130) int pcmcia_jornada720_init(struct sa1111_dev *sadev)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 131) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 132) 	/* Fixme: why messing around with SA11x0's GPIO1? */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 133) 	GRER |= 0x00000002;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 134) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 135) 	sa11xx_drv_pcmcia_ops(&jornada720_pcmcia_ops);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 136) 	return sa1111_pcmcia_add(sadev, &jornada720_pcmcia_ops,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 137) 				 sa11xx_drv_pcmcia_add_one);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 138) }