Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  1) // SPDX-License-Identifier: MIT
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  3)  * Copyright (C) 2019 NVIDIA Corporation
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  4)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  5) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  6) #include <linux/bug.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  7) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  8) #include <sound/hda_verbs.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  9) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 10) #include "hda.h"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 11) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 12) void tegra_hda_parse_format(unsigned int format, struct tegra_hda_format *fmt)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 13) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 14) 	unsigned int mul, div, bits, channels;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 15) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 16) 	if (format & AC_FMT_TYPE_NON_PCM)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 17) 		fmt->pcm = false;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 18) 	else
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 19) 		fmt->pcm = true;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 20) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 21) 	if (format & AC_FMT_BASE_44K)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 22) 		fmt->sample_rate = 44100;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 23) 	else
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 24) 		fmt->sample_rate = 48000;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 25) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 26) 	mul = (format & AC_FMT_MULT_MASK) >> AC_FMT_MULT_SHIFT;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 27) 	div = (format & AC_FMT_DIV_MASK) >> AC_FMT_DIV_SHIFT;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 28) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 29) 	fmt->sample_rate *= (mul + 1) / (div + 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 30) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 31) 	switch (format & AC_FMT_BITS_MASK) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 32) 	case AC_FMT_BITS_8:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 33) 		fmt->bits = 8;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 34) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 35) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 36) 	case AC_FMT_BITS_16:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 37) 		fmt->bits = 16;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 38) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 39) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 40) 	case AC_FMT_BITS_20:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 41) 		fmt->bits = 20;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 42) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 43) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 44) 	case AC_FMT_BITS_24:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 45) 		fmt->bits = 24;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 46) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 47) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 48) 	case AC_FMT_BITS_32:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 49) 		fmt->bits = 32;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 50) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 51) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 52) 	default:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 53) 		bits = (format & AC_FMT_BITS_MASK) >> AC_FMT_BITS_SHIFT;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 54) 		WARN(1, "invalid number of bits: %#x\n", bits);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 55) 		fmt->bits = 8;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 56) 		break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 57) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 58) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 59) 	channels = (format & AC_FMT_CHAN_MASK) >> AC_FMT_CHAN_SHIFT;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 60) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 61) 	/* channels are encoded as n - 1 */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 62) 	fmt->channels = channels + 1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 63) }