Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  1) # SPDX-License-Identifier: GPL-2.0-only
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  2) config DRM_SUN4I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  3) 	tristate "DRM Support for Allwinner A10 Display Engine"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  4) 	depends on DRM && (ARM || ARM64) && COMMON_CLK
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  5) 	depends on ARCH_SUNXI || COMPILE_TEST
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  6) 	select DRM_GEM_CMA_HELPER
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  7) 	select DRM_KMS_HELPER
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  8) 	select DRM_KMS_CMA_HELPER
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  9) 	select DRM_PANEL
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 10) 	select REGMAP_MMIO
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 11) 	select VIDEOMODE_HELPERS
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 12) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 13) 	  Choose this option if you have an Allwinner SoC with a
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 14) 	  Display Engine. If M is selected the module will be called
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 15) 	  sun4i-drm.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 16) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 17) if DRM_SUN4I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 18) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 19) config DRM_SUN4I_HDMI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 20) 	tristate "Allwinner A10 HDMI Controller Support"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 21) 	default DRM_SUN4I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 22) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 23) 	  Choose this option if you have an Allwinner SoC with an HDMI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 24) 	  controller.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 25) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 26) config DRM_SUN4I_HDMI_CEC
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 27) 	bool "Allwinner A10 HDMI CEC Support"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 28) 	depends on DRM_SUN4I_HDMI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 29) 	select CEC_CORE
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 30) 	select CEC_PIN
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 31) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 32) 	  Choose this option if you have an Allwinner SoC with an HDMI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 33) 	  controller and want to use CEC.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 34) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 35) config DRM_SUN4I_BACKEND
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 36) 	tristate "Support for Allwinner A10 Display Engine Backend"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 37) 	default DRM_SUN4I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 38) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 39) 	  Choose this option if you have an Allwinner SoC with the
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 40) 	  original Allwinner Display Engine, which has a backend to
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 41) 	  do some alpha blending and feed graphics to TCON. If M is
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 42) 	  selected the module will be called sun4i-backend.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 43) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 44) config DRM_SUN6I_DSI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 45) 	tristate "Allwinner A31 MIPI-DSI Controller Support"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 46) 	default MACH_SUN8I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 47) 	select CRC_CCITT
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 48) 	select DRM_MIPI_DSI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 49) 	select RESET_CONTROLLER
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 50) 	select PHY_SUN6I_MIPI_DPHY
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 51) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 52) 	  Choose this option if you want have an Allwinner SoC with
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 53) 	  MIPI-DSI support. If M is selected the module will be called
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 54) 	  sun6i_mipi_dsi.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 55) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 56) config DRM_SUN8I_DW_HDMI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 57) 	tristate "Support for Allwinner version of DesignWare HDMI"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 58) 	depends on DRM_SUN4I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 59) 	select DRM_DW_HDMI
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 60) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 61) 	  Choose this option if you have an Allwinner SoC with the
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 62) 	  DesignWare HDMI controller with custom HDMI PHY. If M is
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 63) 	  selected the module will be called sun8i_dw_hdmi.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 64) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 65) config DRM_SUN8I_MIXER
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 66) 	tristate "Support for Allwinner Display Engine 2.0 Mixer"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 67) 	default MACH_SUN8I
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 68) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 69) 	  Choose this option if you have an Allwinner SoC with the
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 70) 	  Allwinner Display Engine 2.0, which has a mixer to do some
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 71) 	  graphics mixture and feed graphics to TCON, If M is
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 72) 	  selected the module will be called sun8i-mixer.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 73) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 74) config DRM_SUN8I_TCON_TOP
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 75) 	tristate
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 76) 	default DRM_SUN4I if DRM_SUN8I_MIXER!=n
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 77) 	help
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 78) 	  TCON TOP is responsible for configuring display pipeline for
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 79) 	  HTMI, TVE and LCD.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 80) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 81) endif