^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 1) // SPDX-License-Identifier: GPL-2.0
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 3) * PSC clock descriptions for TI DaVinci DM646x
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 4) *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 5) * Copyright (C) 2018 David Lechner <david@lechnology.com>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 6) */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 7)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 8) #include <linux/clk-provider.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 9) #include <linux/clk/davinci.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 10) #include <linux/clk.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 11) #include <linux/clkdev.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 12) #include <linux/init.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 13) #include <linux/kernel.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 14) #include <linux/types.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 15)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 16) #include "psc.h"
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 17)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 18) LPSC_CLKDEV1(ide_clkdev, NULL, "palm_bk3710");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 19) LPSC_CLKDEV2(emac_clkdev, NULL, "davinci_emac.1",
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 20) "fck", "davinci_mdio.0");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 21) LPSC_CLKDEV2(aemif_clkdev, "aemif", NULL,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 22) NULL, "ti-aemif");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 23) LPSC_CLKDEV1(mcasp0_clkdev, NULL, "davinci-mcasp.0");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 24) LPSC_CLKDEV1(mcasp1_clkdev, NULL, "davinci-mcasp.1");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 25) LPSC_CLKDEV1(uart0_clkdev, NULL, "serial8250.0");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 26) LPSC_CLKDEV1(uart1_clkdev, NULL, "serial8250.1");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 27) LPSC_CLKDEV1(uart2_clkdev, NULL, "serial8250.2");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 28) LPSC_CLKDEV1(i2c_clkdev, NULL, "i2c_davinci.1");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 29) /* REVISIT: gpio-davinci.c should be modified to drop con_id */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 30) LPSC_CLKDEV1(gpio_clkdev, "gpio", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 31) LPSC_CLKDEV1(timer0_clkdev, "timer0", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 32)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 33) static const struct davinci_lpsc_clk_info dm646x_psc_info[] = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 34) LPSC(0, 0, arm, pll1_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 35) /* REVISIT how to disable? */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 36) LPSC(1, 0, dsp, pll1_sysclk1, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 37) LPSC(4, 0, edma_cc, pll1_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 38) LPSC(5, 0, edma_tc0, pll1_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 39) LPSC(6, 0, edma_tc1, pll1_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 40) LPSC(7, 0, edma_tc2, pll1_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 41) LPSC(8, 0, edma_tc3, pll1_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 42) LPSC(10, 0, ide, pll1_sysclk4, ide_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 43) LPSC(14, 0, emac, pll1_sysclk3, emac_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 44) LPSC(16, 0, vpif0, ref_clk, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 45) LPSC(17, 0, vpif1, ref_clk, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 46) LPSC(21, 0, aemif, pll1_sysclk3, aemif_clkdev, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 47) LPSC(22, 0, mcasp0, pll1_sysclk3, mcasp0_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 48) LPSC(23, 0, mcasp1, pll1_sysclk3, mcasp1_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 49) LPSC(26, 0, uart0, aux_clkin, uart0_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 50) LPSC(27, 0, uart1, aux_clkin, uart1_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 51) LPSC(28, 0, uart2, aux_clkin, uart2_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 52) /* REVIST: disabling hangs system */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 53) LPSC(29, 0, pwm0, pll1_sysclk3, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 54) /* REVIST: disabling hangs system */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 55) LPSC(30, 0, pwm1, pll1_sysclk3, NULL, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 56) LPSC(31, 0, i2c, pll1_sysclk3, i2c_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 57) LPSC(33, 0, gpio, pll1_sysclk3, gpio_clkdev, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 58) LPSC(34, 0, timer0, pll1_sysclk3, timer0_clkdev, LPSC_ALWAYS_ENABLED),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 59) LPSC(35, 0, timer1, pll1_sysclk3, NULL, 0),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 60) { }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 61) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 62)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 63) int dm646x_psc_init(struct device *dev, void __iomem *base)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 64) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 65) return davinci_psc_register_clocks(dev, dm646x_psc_info, 46, base);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 66) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 67)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 68) static struct clk_bulk_data dm646x_psc_parent_clks[] = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 69) { .id = "ref_clk" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 70) { .id = "aux_clkin" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 71) { .id = "pll1_sysclk1" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 72) { .id = "pll1_sysclk2" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 73) { .id = "pll1_sysclk3" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 74) { .id = "pll1_sysclk4" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 75) { .id = "pll1_sysclk5" },
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 76) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 77)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 78) const struct davinci_psc_init_data dm646x_psc_init_data = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 79) .parent_clks = dm646x_psc_parent_clks,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 80) .num_parent_clks = ARRAY_SIZE(dm646x_psc_parent_clks),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 81) .psc_init = &dm646x_psc_init,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 82) };
Orange Pi5 kernel
Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards
3 Commits
0 Branches
0 Tags