Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   1) // SPDX-License-Identifier: GPL-2.0
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   3)  * Copyright (C) 2015 Maxime Ripard <maxime.ripard@free-electrons.com>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   4)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   5) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   6) #include <linux/bitops.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   7) #include <linux/clk-provider.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   8) #include <linux/err.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   9) #include <linux/export.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  10) #include <linux/io.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  11) #include <linux/kernel.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  12) #include <linux/of.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  13) #include <linux/slab.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  14) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  15) static inline u32 clk_mult_readl(struct clk_multiplier *mult)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  16) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  17) 	if (mult->flags & CLK_MULTIPLIER_BIG_ENDIAN)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  18) 		return ioread32be(mult->reg);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  19) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  20) 	return readl(mult->reg);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  21) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  22) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  23) static inline void clk_mult_writel(struct clk_multiplier *mult, u32 val)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  24) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  25) 	if (mult->flags & CLK_MULTIPLIER_BIG_ENDIAN)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  26) 		iowrite32be(val, mult->reg);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  27) 	else
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  28) 		writel(val, mult->reg);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  29) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  30) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  31) static unsigned long __get_mult(struct clk_multiplier *mult,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  32) 				unsigned long rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  33) 				unsigned long parent_rate)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  34) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  35) 	if (mult->flags & CLK_MULTIPLIER_ROUND_CLOSEST)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  36) 		return DIV_ROUND_CLOSEST(rate, parent_rate);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  37) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  38) 	return rate / parent_rate;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  39) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  40) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  41) static unsigned long clk_multiplier_recalc_rate(struct clk_hw *hw,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  42) 						unsigned long parent_rate)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  43) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  44) 	struct clk_multiplier *mult = to_clk_multiplier(hw);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  45) 	unsigned long val;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  46) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  47) 	val = clk_mult_readl(mult) >> mult->shift;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  48) 	val &= GENMASK(mult->width - 1, 0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  49) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  50) 	if (!val && mult->flags & CLK_MULTIPLIER_ZERO_BYPASS)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  51) 		val = 1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  52) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  53) 	return parent_rate * val;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  54) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  55) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  56) static bool __is_best_rate(unsigned long rate, unsigned long new,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  57) 			   unsigned long best, unsigned long flags)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  58) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  59) 	if (flags & CLK_MULTIPLIER_ROUND_CLOSEST)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  60) 		return abs(rate - new) < abs(rate - best);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  61) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  62) 	return new >= rate && new < best;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  63) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  64) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  65) static unsigned long __bestmult(struct clk_hw *hw, unsigned long rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  66) 				unsigned long *best_parent_rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  67) 				u8 width, unsigned long flags)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  68) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  69) 	struct clk_multiplier *mult = to_clk_multiplier(hw);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  70) 	unsigned long orig_parent_rate = *best_parent_rate;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  71) 	unsigned long parent_rate, current_rate, best_rate = ~0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  72) 	unsigned int i, bestmult = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  73) 	unsigned int maxmult = (1 << width) - 1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  74) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  75) 	if (!(clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  76) 		bestmult = rate / orig_parent_rate;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  77) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  78) 		/* Make sure we don't end up with a 0 multiplier */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  79) 		if ((bestmult == 0) &&
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  80) 		    !(mult->flags & CLK_MULTIPLIER_ZERO_BYPASS))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  81) 			bestmult = 1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  82) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  83) 		/* Make sure we don't overflow the multiplier */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  84) 		if (bestmult > maxmult)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  85) 			bestmult = maxmult;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  86) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  87) 		return bestmult;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  88) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  89) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  90) 	for (i = 1; i < maxmult; i++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  91) 		if (rate == orig_parent_rate * i) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  92) 			/*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  93) 			 * This is the best case for us if we have a
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  94) 			 * perfect match without changing the parent
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  95) 			 * rate.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  96) 			 */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  97) 			*best_parent_rate = orig_parent_rate;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  98) 			return i;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  99) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 100) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 101) 		parent_rate = clk_hw_round_rate(clk_hw_get_parent(hw),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 102) 						rate / i);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 103) 		current_rate = parent_rate * i;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 104) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 105) 		if (__is_best_rate(rate, current_rate, best_rate, flags)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 106) 			bestmult = i;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 107) 			best_rate = current_rate;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 108) 			*best_parent_rate = parent_rate;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 109) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 110) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 111) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 112) 	return bestmult;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 113) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 114) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 115) static long clk_multiplier_round_rate(struct clk_hw *hw, unsigned long rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 116) 				  unsigned long *parent_rate)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 117) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 118) 	struct clk_multiplier *mult = to_clk_multiplier(hw);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 119) 	unsigned long factor = __bestmult(hw, rate, parent_rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 120) 					  mult->width, mult->flags);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 121) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 122) 	return *parent_rate * factor;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 123) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 124) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 125) static int clk_multiplier_set_rate(struct clk_hw *hw, unsigned long rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 126) 			       unsigned long parent_rate)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 127) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 128) 	struct clk_multiplier *mult = to_clk_multiplier(hw);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 129) 	unsigned long factor = __get_mult(mult, rate, parent_rate);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 130) 	unsigned long flags = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 131) 	unsigned long val;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 132) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 133) 	if (mult->lock)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 134) 		spin_lock_irqsave(mult->lock, flags);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 135) 	else
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 136) 		__acquire(mult->lock);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 137) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 138) 	val = clk_mult_readl(mult);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 139) 	val &= ~GENMASK(mult->width + mult->shift - 1, mult->shift);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 140) 	val |= factor << mult->shift;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 141) 	clk_mult_writel(mult, val);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 142) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 143) 	if (mult->lock)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 144) 		spin_unlock_irqrestore(mult->lock, flags);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 145) 	else
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 146) 		__release(mult->lock);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 147) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 148) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 149) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 150) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 151) const struct clk_ops clk_multiplier_ops = {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 152) 	.recalc_rate	= clk_multiplier_recalc_rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 153) 	.round_rate	= clk_multiplier_round_rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 154) 	.set_rate	= clk_multiplier_set_rate,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 155) };
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 156) EXPORT_SYMBOL_GPL(clk_multiplier_ops);