Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  1) // SPDX-License-Identifier: GPL-2.0-only
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  3)  * legacy.c - traditional, old school PCI bus probing
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  4)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  5) #include <linux/init.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  6) #include <linux/export.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  7) #include <linux/pci.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  8) #include <asm/jailhouse_para.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  9) #include <asm/pci_x86.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 10) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 11) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 12)  * Discover remaining PCI buses in case there are peer host bridges.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 13)  * We use the number of last PCI bus provided by the PCI BIOS.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 14)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 15) static void pcibios_fixup_peer_bridges(void)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 16) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 17) 	int n;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 18) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 19) 	if (pcibios_last_bus <= 0 || pcibios_last_bus > 0xff)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 20) 		return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 21) 	DBG("PCI: Peer bridge fixup\n");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 22) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 23) 	for (n=0; n <= pcibios_last_bus; n++)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 24) 		pcibios_scan_specific_bus(n);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 25) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 26) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 27) int __init pci_legacy_init(void)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 28) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 29) 	if (!raw_pci_ops)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 30) 		return 1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 31) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 32) 	pr_info("PCI: Probing PCI hardware\n");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 33) 	pcibios_scan_root(0);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 34) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 35) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 36) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 37) void pcibios_scan_specific_bus(int busn)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 38) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 39) 	int stride = jailhouse_paravirt() ? 1 : 8;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 40) 	int devfn;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 41) 	u32 l;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 42) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 43) 	if (pci_find_bus(0, busn))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 44) 		return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 45) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 46) 	for (devfn = 0; devfn < 256; devfn += stride) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 47) 		if (!raw_pci_read(0, busn, devfn, PCI_VENDOR_ID, 2, &l) &&
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 48) 		    l != 0x0000 && l != 0xffff) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 49) 			DBG("Found device at %02x:%02x [%04x]\n", busn, devfn, l);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 50) 			pr_info("PCI: Discovered peer bus %02x\n", busn);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 51) 			pcibios_scan_root(busn);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 52) 			return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 53) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 54) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 55) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 56) EXPORT_SYMBOL_GPL(pcibios_scan_specific_bus);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 57) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 58) static int __init pci_subsys_init(void)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 59) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 60) 	/*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 61) 	 * The init function returns an non zero value when
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 62) 	 * pci_legacy_init should be invoked.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 63) 	 */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 64) 	if (x86_init.pci.init()) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 65) 		if (pci_legacy_init()) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 66) 			pr_info("PCI: System does not support PCI\n");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 67) 			return -ENODEV;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 68) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 69) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 70) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 71) 	pcibios_fixup_peer_bridges();
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 72) 	x86_init.pci.init_irq();
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 73) 	pcibios_init();
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 74) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 75) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 76) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 77) subsys_initcall(pci_subsys_init);