Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   1) // SPDX-License-Identifier: GPL-2.0-or-later
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   2) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   3)  * Dynamic reconfiguration memory support
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   4)  *
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   5)  * Copyright 2017 IBM Corporation
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   6)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   7) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   8) #define pr_fmt(fmt) "drmem: " fmt
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300   9) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  10) #include <linux/kernel.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  11) #include <linux/of.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  12) #include <linux/of_fdt.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  13) #include <linux/memblock.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  14) #include <asm/prom.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  15) #include <asm/drmem.h>
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  16) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  17) static int n_root_addr_cells, n_root_size_cells;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  18) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  19) static struct drmem_lmb_info __drmem_info;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  20) struct drmem_lmb_info *drmem_info = &__drmem_info;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  21) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  22) u64 drmem_lmb_memory_max(void)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  23) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  24) 	struct drmem_lmb *last_lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  25) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  26) 	last_lmb = &drmem_info->lmbs[drmem_info->n_lmbs - 1];
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  27) 	return last_lmb->base_addr + drmem_lmb_size();
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  28) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  29) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  30) static u32 drmem_lmb_flags(struct drmem_lmb *lmb)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  31) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  32) 	/*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  33) 	 * Return the value of the lmb flags field minus the reserved
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  34) 	 * bit used internally for hotplug processing.
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  35) 	 */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  36) 	return lmb->flags & ~DRMEM_LMB_RESERVED;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  37) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  38) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  39) static struct property *clone_property(struct property *prop, u32 prop_sz)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  40) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  41) 	struct property *new_prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  42) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  43) 	new_prop = kzalloc(sizeof(*new_prop), GFP_KERNEL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  44) 	if (!new_prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  45) 		return NULL;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  46) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  47) 	new_prop->name = kstrdup(prop->name, GFP_KERNEL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  48) 	new_prop->value = kzalloc(prop_sz, GFP_KERNEL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  49) 	if (!new_prop->name || !new_prop->value) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  50) 		kfree(new_prop->name);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  51) 		kfree(new_prop->value);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  52) 		kfree(new_prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  53) 		return NULL;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  54) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  55) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  56) 	new_prop->length = prop_sz;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  57) #if defined(CONFIG_OF_DYNAMIC)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  58) 	of_property_set_flag(new_prop, OF_DYNAMIC);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  59) #endif
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  60) 	return new_prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  61) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  62) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  63) static int drmem_update_dt_v1(struct device_node *memory,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  64) 			      struct property *prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  65) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  66) 	struct property *new_prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  67) 	struct of_drconf_cell_v1 *dr_cell;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  68) 	struct drmem_lmb *lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  69) 	u32 *p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  70) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  71) 	new_prop = clone_property(prop, prop->length);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  72) 	if (!new_prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  73) 		return -1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  74) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  75) 	p = new_prop->value;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  76) 	*p++ = cpu_to_be32(drmem_info->n_lmbs);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  77) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  78) 	dr_cell = (struct of_drconf_cell_v1 *)p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  79) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  80) 	for_each_drmem_lmb(lmb) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  81) 		dr_cell->base_addr = cpu_to_be64(lmb->base_addr);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  82) 		dr_cell->drc_index = cpu_to_be32(lmb->drc_index);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  83) 		dr_cell->aa_index = cpu_to_be32(lmb->aa_index);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  84) 		dr_cell->flags = cpu_to_be32(drmem_lmb_flags(lmb));
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  85) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  86) 		dr_cell++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  87) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  88) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  89) 	of_update_property(memory, new_prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  90) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  91) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  92) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  93) static void init_drconf_v2_cell(struct of_drconf_cell_v2 *dr_cell,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  94) 				struct drmem_lmb *lmb)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  95) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  96) 	dr_cell->base_addr = cpu_to_be64(lmb->base_addr);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  97) 	dr_cell->drc_index = cpu_to_be32(lmb->drc_index);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  98) 	dr_cell->aa_index = cpu_to_be32(lmb->aa_index);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  99) 	dr_cell->flags = cpu_to_be32(drmem_lmb_flags(lmb));
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 100) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 101) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 102) static int drmem_update_dt_v2(struct device_node *memory,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 103) 			      struct property *prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 104) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 105) 	struct property *new_prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 106) 	struct of_drconf_cell_v2 *dr_cell;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 107) 	struct drmem_lmb *lmb, *prev_lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 108) 	u32 lmb_sets, prop_sz, seq_lmbs;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 109) 	u32 *p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 110) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 111) 	/* First pass, determine how many LMB sets are needed. */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 112) 	lmb_sets = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 113) 	prev_lmb = NULL;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 114) 	for_each_drmem_lmb(lmb) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 115) 		if (!prev_lmb) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 116) 			prev_lmb = lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 117) 			lmb_sets++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 118) 			continue;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 119) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 120) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 121) 		if (prev_lmb->aa_index != lmb->aa_index ||
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 122) 		    drmem_lmb_flags(prev_lmb) != drmem_lmb_flags(lmb))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 123) 			lmb_sets++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 124) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 125) 		prev_lmb = lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 126) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 127) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 128) 	prop_sz = lmb_sets * sizeof(*dr_cell) + sizeof(__be32);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 129) 	new_prop = clone_property(prop, prop_sz);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 130) 	if (!new_prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 131) 		return -1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 132) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 133) 	p = new_prop->value;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 134) 	*p++ = cpu_to_be32(lmb_sets);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 135) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 136) 	dr_cell = (struct of_drconf_cell_v2 *)p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 137) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 138) 	/* Second pass, populate the LMB set data */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 139) 	prev_lmb = NULL;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 140) 	seq_lmbs = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 141) 	for_each_drmem_lmb(lmb) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 142) 		if (prev_lmb == NULL) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 143) 			/* Start of first LMB set */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 144) 			prev_lmb = lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 145) 			init_drconf_v2_cell(dr_cell, lmb);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 146) 			seq_lmbs++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 147) 			continue;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 148) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 149) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 150) 		if (prev_lmb->aa_index != lmb->aa_index ||
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 151) 		    drmem_lmb_flags(prev_lmb) != drmem_lmb_flags(lmb)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 152) 			/* end of one set, start of another */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 153) 			dr_cell->seq_lmbs = cpu_to_be32(seq_lmbs);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 154) 			dr_cell++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 155) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 156) 			init_drconf_v2_cell(dr_cell, lmb);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 157) 			seq_lmbs = 1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 158) 		} else {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 159) 			seq_lmbs++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 160) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 161) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 162) 		prev_lmb = lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 163) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 164) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 165) 	/* close out last LMB set */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 166) 	dr_cell->seq_lmbs = cpu_to_be32(seq_lmbs);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 167) 	of_update_property(memory, new_prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 168) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 169) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 170) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 171) int drmem_update_dt(void)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 172) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 173) 	struct device_node *memory;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 174) 	struct property *prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 175) 	int rc = -1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 176) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 177) 	memory = of_find_node_by_path("/ibm,dynamic-reconfiguration-memory");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 178) 	if (!memory)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 179) 		return -1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 180) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 181) 	prop = of_find_property(memory, "ibm,dynamic-memory", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 182) 	if (prop) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 183) 		rc = drmem_update_dt_v1(memory, prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 184) 	} else {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 185) 		prop = of_find_property(memory, "ibm,dynamic-memory-v2", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 186) 		if (prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 187) 			rc = drmem_update_dt_v2(memory, prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 188) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 189) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 190) 	of_node_put(memory);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 191) 	return rc;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 192) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 193) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 194) static void read_drconf_v1_cell(struct drmem_lmb *lmb,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 195) 				       const __be32 **prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 196) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 197) 	const __be32 *p = *prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 198) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 199) 	lmb->base_addr = of_read_number(p, n_root_addr_cells);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 200) 	p += n_root_addr_cells;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 201) 	lmb->drc_index = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 202) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 203) 	p++; /* skip reserved field */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 204) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 205) 	lmb->aa_index = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 206) 	lmb->flags = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 207) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 208) 	*prop = p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 209) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 210) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 211) static int
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 212) __walk_drmem_v1_lmbs(const __be32 *prop, const __be32 *usm, void *data,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 213) 		     int (*func)(struct drmem_lmb *, const __be32 **, void *))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 214) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 215) 	struct drmem_lmb lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 216) 	u32 i, n_lmbs;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 217) 	int ret = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 218) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 219) 	n_lmbs = of_read_number(prop++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 220) 	for (i = 0; i < n_lmbs; i++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 221) 		read_drconf_v1_cell(&lmb, &prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 222) 		ret = func(&lmb, &usm, data);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 223) 		if (ret)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 224) 			break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 225) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 226) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 227) 	return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 228) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 229) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 230) static void read_drconf_v2_cell(struct of_drconf_cell_v2 *dr_cell,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 231) 				       const __be32 **prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 232) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 233) 	const __be32 *p = *prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 234) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 235) 	dr_cell->seq_lmbs = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 236) 	dr_cell->base_addr = of_read_number(p, n_root_addr_cells);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 237) 	p += n_root_addr_cells;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 238) 	dr_cell->drc_index = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 239) 	dr_cell->aa_index = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 240) 	dr_cell->flags = of_read_number(p++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 241) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 242) 	*prop = p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 243) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 244) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 245) static int
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 246) __walk_drmem_v2_lmbs(const __be32 *prop, const __be32 *usm, void *data,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 247) 		     int (*func)(struct drmem_lmb *, const __be32 **, void *))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 248) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 249) 	struct of_drconf_cell_v2 dr_cell;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 250) 	struct drmem_lmb lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 251) 	u32 i, j, lmb_sets;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 252) 	int ret = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 253) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 254) 	lmb_sets = of_read_number(prop++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 255) 	for (i = 0; i < lmb_sets; i++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 256) 		read_drconf_v2_cell(&dr_cell, &prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 257) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 258) 		for (j = 0; j < dr_cell.seq_lmbs; j++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 259) 			lmb.base_addr = dr_cell.base_addr;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 260) 			dr_cell.base_addr += drmem_lmb_size();
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 261) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 262) 			lmb.drc_index = dr_cell.drc_index;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 263) 			dr_cell.drc_index++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 264) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 265) 			lmb.aa_index = dr_cell.aa_index;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 266) 			lmb.flags = dr_cell.flags;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 267) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 268) 			ret = func(&lmb, &usm, data);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 269) 			if (ret)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 270) 				break;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 271) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 272) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 273) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 274) 	return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 275) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 276) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 277) #ifdef CONFIG_PPC_PSERIES
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 278) int __init walk_drmem_lmbs_early(unsigned long node, void *data,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 279) 		int (*func)(struct drmem_lmb *, const __be32 **, void *))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 280) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 281) 	const __be32 *prop, *usm;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 282) 	int len, ret = -ENODEV;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 283) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 284) 	prop = of_get_flat_dt_prop(node, "ibm,lmb-size", &len);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 285) 	if (!prop || len < dt_root_size_cells * sizeof(__be32))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 286) 		return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 287) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 288) 	/* Get the address & size cells */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 289) 	n_root_addr_cells = dt_root_addr_cells;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 290) 	n_root_size_cells = dt_root_size_cells;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 291) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 292) 	drmem_info->lmb_size = dt_mem_next_cell(dt_root_size_cells, &prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 293) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 294) 	usm = of_get_flat_dt_prop(node, "linux,drconf-usable-memory", &len);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 295) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 296) 	prop = of_get_flat_dt_prop(node, "ibm,dynamic-memory", &len);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 297) 	if (prop) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 298) 		ret = __walk_drmem_v1_lmbs(prop, usm, data, func);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 299) 	} else {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 300) 		prop = of_get_flat_dt_prop(node, "ibm,dynamic-memory-v2",
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 301) 					   &len);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 302) 		if (prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 303) 			ret = __walk_drmem_v2_lmbs(prop, usm, data, func);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 304) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 305) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 306) 	memblock_dump_all();
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 307) 	return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 308) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 309) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 310) #endif
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 311) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 312) static int init_drmem_lmb_size(struct device_node *dn)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 313) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 314) 	const __be32 *prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 315) 	int len;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 316) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 317) 	if (drmem_info->lmb_size)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 318) 		return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 319) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 320) 	prop = of_get_property(dn, "ibm,lmb-size", &len);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 321) 	if (!prop || len < n_root_size_cells * sizeof(__be32)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 322) 		pr_info("Could not determine LMB size\n");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 323) 		return -1;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 324) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 325) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 326) 	drmem_info->lmb_size = of_read_number(prop, n_root_size_cells);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 327) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 328) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 329) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 330) /*
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 331)  * Returns the property linux,drconf-usable-memory if
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 332)  * it exists (the property exists only in kexec/kdump kernels,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 333)  * added by kexec-tools)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 334)  */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 335) static const __be32 *of_get_usable_memory(struct device_node *dn)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 336) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 337) 	const __be32 *prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 338) 	u32 len;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 339) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 340) 	prop = of_get_property(dn, "linux,drconf-usable-memory", &len);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 341) 	if (!prop || len < sizeof(unsigned int))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 342) 		return NULL;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 343) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 344) 	return prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 345) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 346) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 347) int walk_drmem_lmbs(struct device_node *dn, void *data,
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 348) 		    int (*func)(struct drmem_lmb *, const __be32 **, void *))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 349) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 350) 	const __be32 *prop, *usm;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 351) 	int ret = -ENODEV;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 352) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 353) 	if (!of_root)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 354) 		return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 355) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 356) 	/* Get the address & size cells */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 357) 	of_node_get(of_root);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 358) 	n_root_addr_cells = of_n_addr_cells(of_root);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 359) 	n_root_size_cells = of_n_size_cells(of_root);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 360) 	of_node_put(of_root);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 361) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 362) 	if (init_drmem_lmb_size(dn))
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 363) 		return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 364) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 365) 	usm = of_get_usable_memory(dn);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 366) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 367) 	prop = of_get_property(dn, "ibm,dynamic-memory", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 368) 	if (prop) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 369) 		ret = __walk_drmem_v1_lmbs(prop, usm, data, func);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 370) 	} else {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 371) 		prop = of_get_property(dn, "ibm,dynamic-memory-v2", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 372) 		if (prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 373) 			ret = __walk_drmem_v2_lmbs(prop, usm, data, func);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 374) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 375) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 376) 	return ret;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 377) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 378) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 379) static void __init init_drmem_v1_lmbs(const __be32 *prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 380) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 381) 	struct drmem_lmb *lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 382) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 383) 	drmem_info->n_lmbs = of_read_number(prop++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 384) 	if (drmem_info->n_lmbs == 0)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 385) 		return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 386) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 387) 	drmem_info->lmbs = kcalloc(drmem_info->n_lmbs, sizeof(*lmb),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 388) 				   GFP_KERNEL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 389) 	if (!drmem_info->lmbs)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 390) 		return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 391) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 392) 	for_each_drmem_lmb(lmb)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 393) 		read_drconf_v1_cell(lmb, &prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 394) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 395) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 396) static void __init init_drmem_v2_lmbs(const __be32 *prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 397) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 398) 	struct drmem_lmb *lmb;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 399) 	struct of_drconf_cell_v2 dr_cell;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 400) 	const __be32 *p;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 401) 	u32 i, j, lmb_sets;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 402) 	int lmb_index;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 403) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 404) 	lmb_sets = of_read_number(prop++, 1);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 405) 	if (lmb_sets == 0)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 406) 		return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 407) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 408) 	/* first pass, calculate the number of LMBs */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 409) 	p = prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 410) 	for (i = 0; i < lmb_sets; i++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 411) 		read_drconf_v2_cell(&dr_cell, &p);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 412) 		drmem_info->n_lmbs += dr_cell.seq_lmbs;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 413) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 414) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 415) 	drmem_info->lmbs = kcalloc(drmem_info->n_lmbs, sizeof(*lmb),
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 416) 				   GFP_KERNEL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 417) 	if (!drmem_info->lmbs)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 418) 		return;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 419) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 420) 	/* second pass, read in the LMB information */
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 421) 	lmb_index = 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 422) 	p = prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 423) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 424) 	for (i = 0; i < lmb_sets; i++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 425) 		read_drconf_v2_cell(&dr_cell, &p);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 426) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 427) 		for (j = 0; j < dr_cell.seq_lmbs; j++) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 428) 			lmb = &drmem_info->lmbs[lmb_index++];
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 429) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 430) 			lmb->base_addr = dr_cell.base_addr;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 431) 			dr_cell.base_addr += drmem_info->lmb_size;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 432) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 433) 			lmb->drc_index = dr_cell.drc_index;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 434) 			dr_cell.drc_index++;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 435) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 436) 			lmb->aa_index = dr_cell.aa_index;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 437) 			lmb->flags = dr_cell.flags;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 438) 		}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 439) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 440) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 441) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 442) static int __init drmem_init(void)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 443) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 444) 	struct device_node *dn;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 445) 	const __be32 *prop;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 446) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 447) 	dn = of_find_node_by_path("/ibm,dynamic-reconfiguration-memory");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 448) 	if (!dn) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 449) 		pr_info("No dynamic reconfiguration memory found\n");
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 450) 		return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 451) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 452) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 453) 	if (init_drmem_lmb_size(dn)) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 454) 		of_node_put(dn);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 455) 		return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 456) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 457) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 458) 	prop = of_get_property(dn, "ibm,dynamic-memory", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 459) 	if (prop) {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 460) 		init_drmem_v1_lmbs(prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 461) 	} else {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 462) 		prop = of_get_property(dn, "ibm,dynamic-memory-v2", NULL);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 463) 		if (prop)
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 464) 			init_drmem_v2_lmbs(prop);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 465) 	}
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 466) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 467) 	of_node_put(dn);
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 468) 	return 0;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 469) }
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 470) late_initcall(drmem_init);