Orange Pi5 kernel

Deprecated Linux kernel 5.10.110 for OrangePi 5/5B/5+ boards

3 Commits   0 Branches   0 Tags
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  1) * Freescale MXS USB Phy Device
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  2) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  3) Required properties:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  4) - compatible: should contain:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  5) 	* "fsl,imx23-usbphy" for imx23 and imx28
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  6) 	* "fsl,imx6q-usbphy" for imx6dq and imx6dl
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  7) 	* "fsl,imx6sl-usbphy" for imx6sl
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  8) 	* "fsl,vf610-usbphy" for Vybrid vf610
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300  9) 	* "fsl,imx6sx-usbphy" for imx6sx
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 10) 	* "fsl,imx7ulp-usbphy" for imx7ulp
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 11)   "fsl,imx23-usbphy" is still a fallback for other strings
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 12) - reg: Should contain registers location and length
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 13) - interrupts: Should contain phy interrupt
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 14) - fsl,anatop: phandle for anatop register, it is only for imx6 SoC series
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 15) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 16) Optional properties:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 17) - fsl,tx-cal-45-dn-ohms: Integer [30-55]. Resistance (in ohms) of switchable
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 18)   high-speed trimming resistor connected in parallel with the 45 ohm resistor
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 19)   that terminates the DN output signal. Default: 45
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 20) - fsl,tx-cal-45-dp-ohms: Integer [30-55]. Resistance (in ohms) of switchable
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 21)   high-speed trimming resistor connected in parallel with the 45 ohm resistor
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 22)   that terminates the DP output signal. Default: 45
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 23) - fsl,tx-d-cal: Integer [79-119]. Current trimming value (as a percentage) of
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 24)   the 17.78mA TX reference current. Default: 100
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 25) 
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 26) Example:
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 27) usbphy1: usb-phy@20c9000 {
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 28) 	compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 29) 	reg = <0x020c9000 0x1000>;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 30) 	interrupts = <0 44 0x04>;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 31) 	fsl,anatop = <&anatop>;
^8f3ce5b39 (kx 2023-10-28 12:00:06 +0300 32) };